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Low bias stress and reduced operating voltage in SnCl 2 Pc based n-type organic field-effect transistors SK. Md. Obaidulla, 1,a) D. K. Goswami, 1,b) and P. K. Giri 4 with an operating voltage of 10 V. Bias stress instability effects are investigated during long term operation using thin film devices under vacuum. We find that the amount of bias stress of SnCl 2 Pc based thin film transistor is extremely small with characteristic relaxation time >10 5 s obtained using stretched exponential model. Stressing the SnCl 2 Pc devices by applying 10 V to the gate for half an hour results in a decrease of the source drain current, I DS of only $10% under low vacuum. These devices show highly stable electrical behavior under multiple scans and low threshold voltage instability under electrical dc bias stress (V DS ¼ V GS ¼ 10 V, for 2 h) even after 40 days. Over the last few years, high-quality, air stable, n-type transistors based on organic semiconductors has been demonstrated with performance close to that of the best p-type materials. [1] [2] [3] [4] However, most research effort has focused on the development of materials with high field-effect mobility and good environmental stability; as a result the mobility of n-channel organic field-effect transistor (OFET) exceeds that of the amorphous silicon FET (a-Si FET). On the other hand, very limited studies have been performed on the bias-stress stability of n-channel OFETs, though this is of paramount importance to realize the full commercial potential of OFETs. In such experiments, a defined constant bias voltage is applied to the gate, source, and drain electrodes for prolonged period of time and the OFET performance usually degrade as a function of time. Such degradation commonly manifests itself as a shift of threshold voltage (DV Th ), an increase in sub threshold voltage, an increase of sub-threshold slope, a reduction of mobility, an increase in off current and, or increase in hysteresis between subsequent measurements of the transfer characteristics with increase/decrease of gate voltage, etc. In some systems, the dominant signature of degradation observed is a shift of DV Th upon prolonged gate bias-stress in ON and/or OFF state. In general, for most of systems this is caused by the trapping of charge carriers in localized states in the organic semiconductor, in the gate dielectric, or at the interface between the organic/dielectric interface. [5] [6] [7] [8] There are two major approaches to suppressing the bias-stress effects: one is to reduce trap sites in the semiconductor layer such as by physically eliminating them with thermal annealing, and other is to improve the semiconductor/dielectric interface, e.g., by reducing roughness at the interface, forming self assembled monolayer modifications on the dielectric surfaces, or using hydroxyl-free or water-repellent amorphous fluoropolymers as gate dielectric layer. 9 In a previous report, tin (IV) phthalocyanine dichloride (SnCl 2 Pc) based transistors with high charge mobility and good dynamic response have been demonstrated and it was found to be comparable to a-Si FETs. 10 However, the bias stress stability on SnCl 2 Pc based n-type OFET has not been reported earlier.
In this Letter, we investigated device performance and electrical instability of SnCl 2 Pc/polymethylmethacrylate/ aluminum oxide (PMMA/Al 2 O 3 ) OFET's through the bias-stress process. We explore the bias stress effect in electron transporting SnCl 2 Pc thin film transistors fabricated with bilayer PMMA/Al 2 O 3 as the gate dielectrics which allows low voltage operation. PMMA, a polymer dielectric, was chosen since no chemical groups (-OH) are present at its surface that may act as electron traps, and previous work on pentacene and perylene derivative based OFETs has shown very small bias stress effect. 3 We observe that upon the application of a large gate voltage (up to 8 V), the decrease in source drain current as a function of time, I DS (t), is very small in low vacuum even when the measurements were performed after one month. Fitting the data using a commonly used stretched exponential dependence enables the extraction of the characteristic time scale in seconds, which we find to exceed 10 5 s, remarkably almost same orders of magnitude reported in pentacene based p-type devices. 11 We demonstrate that the SnCl 2 Pc based FETs on PMMA/Al 2 O 3 reported here have significantly improved bias-stress characteristics as compared to other organic transistors investigated in the past.
The degradation of the performance of an OFET during operation is reflected by changes of its current-voltage characteristics that result from changes of mobility (l FE ), of threshold voltage (V Th ), or variations of the capacitance density (C in ) of the gate dielectric. The dynamics of the physical and/or chemical mechanisms producing these changes, intrinsic or extrinsic, affect the performance of a FET on different time scales. The stability of a FET is determined by Author to whom correspondence should be addressed. Electronic mail: giri@iitg.ernet.in the total effects produced by several physical and/or chemical processes, but in general, one tends to dominate over the others. This has caused current approaches to improve the stability to focus on mitigating individual processes.
To form the control gate, a more than 150 nm thick layer of aluminum (Al) (Alfa Aesar, 99.9% pure) was vacuum deposited at a rate 30 Å s À1 on to clean glass substrates. The Al layer is anodized by immersing in citric acid solution prepared with ultra pure (18.2 MX cm) de-ionized water as a solvent, 1 m ML
À1
. A constant current density of 0.3 mA/cm 2 is maintained until the voltage reaches 10 V, and the voltage is then maintained at 10 V until the current density drops to 0.015 mA/cm 2 . The thickness of the Al 2 O 3 is estimated to be 13 nm, given the anodization ratio (c Al % 1.3 nm/V). 12 The electrical characteristics, including the voltage-current relationship and capacitance, are measured with a semiconductor parameter analyzer (Keithley 4200-SCS) at room temperature in a probe station under low vacuum. The morphological analysis is carried out with an atomic force microscope (AFM, Agilent-5500) in the tapping mode. PMMA can provide a high-quality hydroxyl free interface to the organic semiconductor with high dielectric breakdown strength ($1 MV/cm) and it decrease the roughness as well as surface energy and thus it improves the flow of charges with reduced trap states. The thin buffer layer, PMMA (Sigma Aldrich, M W ¼ 550 000 kg/mol, 25 mg/ml in anisole) was used to coat at 5000 rpm for 60 s to deposit a very thin and uniform layer on Al 2 O 3 surface and annealed at 80 C for 30 min in reduced vacuum. The thickness of PMMA layer was 100 nm, as measured by surface profilometer (Veeco Dektak-150). The rootmean-square (RMS) roughness (r rms ) of PMMA is less than 1 nm, which is lower than that of the anodized Al 2 O 3 layer ($5 nm), as measured by AFM.
A 60-nm-thick SnCl 2 Pc (Alfa Aesar) film was vapor deposited on PMMA/Al 2 O 3 dielectrics and on SiO 2 under identical conditions at a rate 0.8 Å /s and at constant pressure 3 Â 10 À6 millibars, to act as the n-type active layer. The substrate was kept at various temperature 25 (RT), 60, 100, and 140 C for PMMA/Al 2 O 3 and 60 C for SiO 2 substrate, while the remaining deposition parameters were kept constant. Finally, in thermal deposition vacuum chamber, a > 50 nm silver (Ag) (Alfa Aesar, 99.9%) top electrode source/drain (S/D) was deposited and patterned through a shadow mask on both type of substrate, where the device channel length (L) and channel width (W) are defined as 30 lm and 780 lm, respectively, as shown in Figure 1(a) . Ideally, the work function of the source/drain electrodes should match the lowest unoccupied molecular orbital (LUMO) level of an electron transport organic semiconductor to provide a low injection barrier for electrons. 13 Thus, a high work function of 4.26 eV Ag was chosen for S/D electrodes to facilitate electron injection into the LUMO level (4.0 eV) of SnCl 2 Pc, since the barrier (u B ) is nearly 0.26 eV between the Sncl 2 Pc LUMO level and the Ag Fermi level (E F ) according to the Mott-Shottky model, as shown in Figure 1(b) . In this case, a lower barrier height of 0.26 eV is present for electron injection due to the higher work function of 4.26 eV of Ag. The surface morphology of the organic thin films was characterized in air by AFM in tapping mode are shown in Figures 1(e) and 1(f) and the dielectric thickness was measured by the surface profilometer.
To compare electric instabilities, we fabricated SnCl 2 Pc top-contact OFET's on heavily n-doped Si substrates with a 300 nm SiO 2 layer (C ox ¼ 11.2 nF/cm 2 ). The capacitance density C ox (nF/cm 2 ) was measured from a metal-insulator-metal (MIM) structure of parallel plate capacitors with 11 contact areas. The buffer layer PMMA on Al 2 O 3 reduced the C ox from 681 to 31 nF/cm 2 and while to 11.2 nF/cm 2 for SiO 2 (300 nm) measured with four contact areas (see Fig. 1(c) . The leakage current density, J (A/cm 2 ) through the gate dielectrics was negligible (below 10 À7 A/cm 2 ) under an applied field $1 MV/cm, as shown in Fig. 1(d) .
The all electrical characterization, including the bias stress measurements, was carried out at room temperature in dark conditions in a vacuum probe station (Lake Shore, <10
À2 millibars) and with a semiconductor characterization (Keithley 4200-SCS) system. Output I DS versus V DS and transfer I DS versus V GS characteristics were measured for devices with channel length 30 lm. Field-effect mobility (l FE ) values and threshold voltages (V Th ) were measured in the saturation regime from the highest slope of |I DS | 1/2 versus V GS plot using the saturation current equation 
where C in is the capacitance per unit area of the gate dielectrics (F/cm 2 ), W, the width and L, the length are the dimensions of the semiconductor channel defined by the source and drain electrodes of the transistor. We also investigate the stability of these devices under multiple transfer characteristics scans and under continuous electrical bias stress. Note that most of the fabrication steps have been performed under ambient conditions, while the characterizations were performed under vacuum conditions. All transistors, for which data are reported here, underwent the same fabrication process, measurement, and analysis steps.
Devices with W ¼ 780 lm and channel lengths L ¼ 30 lm having electrode of Ag on a single substrate were characterized to obtain the l FE , V Th , and current on/off ratio (I on /I off ). 
(b) and 2(d)).
The operational stability is of critical importance for circuit design and overall device lifetime. The mechanism of degradation under continuous operation is related to the dynamics of dipolar groups and charge trapping and detrapping events at all of the critical interfaces in an OFET and in the bulk of the semiconductor and gate dielectric. One of the ways the operation stability can be evaluated by applying a constant direct current (dc) bias stress. The bias stress instability can be modeled by a stretched exponential function fitted to either the threshold voltage shift V Th or the drain-source channel current decay. A stretched-exponential decay is given by 14 
DV
where 
This model is extensively used to quantify the bias stress effect in both organic and inorganic transistors, where s is a characteristic time associated with the rate of charge trapping/relaxation and dispersion parameter b (0 < b 1) is the stretched exponential factor involving the width of the trap distribution/ the barrier energy height for charge trapping below the conduction edge (as SnCl 2 Pc is n-type), and I 0 is the initial drain current measured at the beginning of stressing.
The bias stress in our experiment was applied in the saturation regime (V GS ¼ V DS ) and l FE was constant during bias stress. Under these conditions, the I DS decay was fitted with Eq. (3) (solid line) for all the devices. Figure 3 shows the characteristics for devices made at four different substrate temperatures (T d ). The fitted data using s and b as the fitting parameters are shown with solid line and the extracted parameters are listed in Table I . These allow us to compare our results with those reported by others using bias stress experiment. The dispersion parameter b, reflecting the width of the involved trap distribution (at room temperature in this case) was 0.56, 0.32, 0.36, and 0.37, respectively, for the devices made on Al 2 O 3 /PMMA at 25, 60, 100, and 140 C, while b ¼ 0.46 on SiO 2 deposited at 60 C. After applying V GS ¼ 10 V and V DS ¼ 10 V for 30 min, I DS decreased only by 10% for the best device made at a substrate temperature 60 C and the value of s for PMMA that we find is 3 order higher than that in SiO 2 , which signifies the small magnitude of bias stress in our devices. , and 4.3 Â 10 4 s for a substrate temperature of 25, 60, 100, and 140 C, respectively) and 2.6 Â 10 2 s for bare SiO 2 . The highest value of s ¼ 3.2 Â 10 5 s is two orders of magnitude higher than the value reported in vapor-deposited PDI-8 and one order higher than that reported in PDI-8CN 2 .
17 Interestingly, our s value is quite comparable to 8-3NTCDI based n-type organic transistors in ON state reported by Jung et al. 18 It is also comparable with vacuum deposited pentacene 19 and TIPS-Pentacene based p-type single crystal field-effect organic transistor reported by Lee et al. 7 It is significant that such a high s value of 10 5 s is achieved in SnCl 2 Pc OFET with PMMA/Al 2 O 3 bilayer gate dielectrics, as n-type devices traditionally suffer from the trapping effects due to the presence of hydroxyl groups, oxygen and water and as a result low s value is observed.
We believe that the PMMA, a hydroxyl-free polymer used with SnCl 2 Pc as gate dielectrics significantly improve the device stability. It is believed that the low interface trap density (4.0 Â 10 11 cm
À2
) at the SnCl 2 Pc/ PMMA is primarily responsible for the improved device characteristics with low bias stress effect. Despite the fact that fabrication was not carried out in clean room environment and without a globe box, the observed characteristics show sufficient robustness and this is important for commercial applications. Our interpretations are consistent with the report by Chua et al. that hydroxyl silanol (Si-OH) group can lead to the electrochemical trapping of electrons that results in shift of threshold voltage when the transistor is under continuous bias. 20 Mathijssen et al. proposed that charge trapping in stressed devices does not occur in the semiconductor but in gate dielectric. 21 Choi et al. suggested that the performance of OFET's degrades over time because of trap formation in the polymer gate-dielectrics under continuous bias stress. 11 However, PMMA is free of aromatic ring, which may induce slow charge trapping from semiconductor to the dielectric during stress. Such a possibility is unlikely here, since we observed very small degradation of the device performance over prolonged biasing. 3 To study the long term stability of devices upon exposure to ambient, we had taken the best performing devices with T d ¼ 60 C; stress was measured as function of time at room temperature (25 C). As a typical example, linear transfer curves are presented in Figure 4 (a) as a function of stress time. The applied gate bias during stress was 10 V for PMMA/Al 2 O 3 and 30 V for bare SiO 2 . The transfer curves were measured by sweeping the gate bias after measuring every 3 min bias stress up to 2 h shown in the inset of Fig. 4(a) . Arrow indicates that the transfer curves shift with stress time in the direction of applied bias to the right. It shows that there is hardly a shift of threshold voltage (DV Th ) $ 0.3 V for PMMA/Al 2 O 3 based devices while shift is more than 4 V for SiO 2 based device measured under similar conditions up to 40 days (Figs. 4(b) and 4(c) ). These results show that these OFET's have relatively high operational and electrical bias stability compared to the device made on SiO 2 , which is very important for the reliable operation of organic devices and circuits.
In conclusion, the electrical performances and stability of vacuum-deposited thin film based n-channel organic fieldeffect transistors with SnCl 2 Pc were studied in top contact bottom gate configuration using Ag source/drain electrodes and PMMA/Al 2 O 3 as a bilayer gate dielectric. These devices of SnCl 2 Pc and Ag S/D metal electrodes exhibited excellent n-channel behavior with average field-effect electron mobility of 0.01 cm 2 /V s and threshold voltage 4 V (for L ¼ 30 lm and W ¼ 780 lm). These OFET's showed current on-off ratio $10 4 and high operational stable electrical behavior with no hysteresis when tested in low vacuum condition. On the other hand, multiple transfer characteristics scans and bias stress results indicate that these OFET's exhibit extremely low threshold voltage instability when tested in low vacuum and long term operation stability even after a month. This extremely small bias stress effect results in very long characteristics time constant $10 5 s which is three orders of magnitude higher than the commonly used SiO 2 based devices and dispersion parameter, b $ 0.32 in low vacuum is significant, since n-type organic devices are considered to be more sensitive to trapping and ambient oxidants than the p-type counterparts. 
